Table 1 shows all pins for the EP1M120 484-pin FineLine BGA package.

Table 1. EP1M120 Device Pin-Outs				
	Massimous CTL			40.4 B:
I/O and VREF		Pin Name/Function	Dual Purpose Function	
Bank	Subgroup (1)		(2)	FineLine BGA
1	Subgroup (1)	I/O	HSDI RX1p	A16
<u> </u> 		I/O	HSDI RX2p	A15
<u>1</u> 1		I/O	HSDI RX3p	A14
<u> </u> 		I/O		A14 A13
<u> </u>			HSDI_RX4p	B12
1		HSDI CLK1p	VREF1 (3)	A17
<u> </u>		I/O	HSDI RX1n	
1		1/0		B16
1		1/0	HSDI RX2n	B15
1		I/O	HSDI RX3n	B14
1		1/0	HSDI RX4n	B13
1		HSDI_CLK1n	- 11001 TV4	A12
2 (4)		I/O	HSDI_TX1p	AB16
2 (4)		1/0	HSDI TX2p	AB15
2 (4)		I/O	HSDI TX3p	AB14
2 (4)		1/0	HSDI TX4p	AB13
2 (4)		HSDI TXCLKOUT1p	-	AB12
2 (4)		I/O	VREF2 (3)	AB17
2 (4)		I/O	HSDI TX1n	AA16
2 (4)		1/0	HSDI_TX2n	AA15
2 (4)		I/O	HSDI_TX3n	AA14
2 (4)		I/O	HSDI_TX4n	AA13
2 (4)		HSDI TXCLKOUT1n	-	AA12
3		HSDI CLK2p	-	A11
3		I/O	HSDI RX5p	A10
3		I/O	HSDI RX6p	A9
3		I/O	HSDI RX7p	A8
3		I/O	HSDI RX8p	A7
3		HSDI_CLK2n	-	B11
3		I/O	VREF3 (3)	C10
3		I/O	HSDI RX5n	B10
3		I/O	HSDI RX6n	B9
3		I/O	HSDI RX7n	B8
3		I/O	HSDI RX8n	B7
4 (4)		I/O	HSDI TX5p	AB10
4 (4)		I/O	HSDI TX6p	AB9
4 (4)		I/O	HSDI_TX7p	AB8
4 (4)		I/O	HSDI_TX8p	AB7
4 (4)		I/O	VREF4 (3)	AB11
4 (4)		I/O	HSDI TX5n	AA10
4 (4)		I/O	HSDI TX6n	AA9
4 (4)		I/O	HSDI TX7n	AA8
4 (4)		I/O	HSDI TX8n	AA7
5	Α	I/O	-	B19
5	Α	I/O	-	C19
5	Α	I/O	-	D18
5	Α	I/O	-	C17
5	Α	I/O	-	D19
5	A	I/O	-	D17
5	A	I/O	-	B18
5	A	I/O	-	C18
5	A	I/O	-	E14
5	A	I/O	-	E18
5	A	I/O	-	F15
5	A	I/O	VREF5 (3)	F18
5	A	I/O	-	B17
5	A	1/0	1_	C16
	[/ \	.,, 🔾		1010

I/O and VREF Current Pin Name/Function Dual Purpose Function 484-Pin				
I/O and VREF	Current	Pin Name/Function	Dual Purpose Function	
Bank		I III Ivaille/I uliction	(2)	FineLine BGA
<u> </u>	Subgroup (1) B	I/O		E13
<u>5</u>	В	I/O	-	F13
<u>5</u> 5	В	I/O		E15
<u>5</u> 5	С	I/O	FAST ROW2 (5)	H12
<u> </u>	A	I/O	FAST ROW2 (5)	H11
6	В	I/O	FAST_ROWT (5)	C3
6	В	I/O		A5
<u>6</u>	В	I/O		B4
<u>6</u>	В	I/O		C4
<u>6</u>	В	I/O		B3
<u>6</u>	С	I/O		D6
<u>6</u>	C	I/O		E8
<u>6</u>	C	I/O		B5
<u>6</u>	C	I/O	-	D7
<u>6</u>	C	I/O	-	C5
6	C	I/O		E10
<u>6</u>	C	I/O		D5
<u>6</u>	C	I/O		A6
<u>6</u>	C	I/O	_	A3
<u>6</u>	C	I/O	_	A4
<u>6</u>	C	I/O	VREF6 (3)	D4
5 7	A	I/O	DATA1 (6)	J22
. 7	A	I/O	DATA2 (6)	J21
. 7	A	I/O	DATA3 (6)	J20
<u>.</u> 7	A	I/O	INIT DONE (7)	H19
<u>. </u>	A	I/O	DATA4 (6)	K21
<u>. </u>	A	I/O	nWS (6)	J19
<u>.</u> 7	A	I/O	-	K22
7	A	I/O	DATA5 (6)	K20
7	A	I/O	nCS (6)	J18
7	Α	I/O	DATA7 (6)	L21
7	Α	I/O	nRS (6)	K19
7	Α	I/O	VREF7 (3)	L22
7	Α	I/O	DATA6 (6)	L20
7	Α	I/O	CLKUSR (6)	L19
7	Α	I/O	CS (6)	L18
7	В	I/O	DEV CLRn (7)	H18
7	В	I/O	DEV OE (7)	H17
7	В	I/O	-	F20
7	В	I/O	-	F21
7	В	I/O	-	H21
7	В	I/O	-	F22
7	В	I/O	-	H15
7	В	I/O	RDYnBSY (6)	K18
7	В	I/O	-	G20
7	В	I/O	-	G21
7	В	I/O	-	M21
7	В	I/O	-	M20
7	С	I/O	-	E19
7	С	I/O	-	K15
7	С	I/O	FAST6 (8)	L14
7	С	I/O	-	F19
7	С	I/O	-	H13
7	С	I/O	-	J17
7	С	I/O	FAST4 (8)	K13
7	С	I/O	-	L17
7	С	I/O	-	L15
7	С	I/O	FAST ROW4 (5)	K12
7	С	I/O	-	M19

I/O and VREF Maximum GTL+ Current Pin Name/Function Dual Purpose Function 484-Pin				
I/O and VREF	Current	Pin Name/Function		
Bank	Subgroup (1)		(2)	FineLine BGA
7	C	I/O	-	L16
 7	C	I/O	FAST5 (8)	K14
8	A	I/O	FAST3 (8)	L9
8	A	I/O	-	H1
8	A	I/O	-	J2
8	Α	I/O	-	K3
8	Α	I/O	FAST2 (8)	K9
8	Α	I/O	-	G2
8	Α	I/O	FAST1 (8)	K10
8	A	I/O	-	J1
8	A	I/O	-	F2
8	Α	I/O	-	L2
8	Α	I/O	-	H2
8	Α	1/0	FAST_ROW3 (5)	K11
8	A	1/0	-	K1
8	A	I/O	-	K2
8	A	1/0	-	L3
8	В	I/O	-	G3
8	B B	I/O I/O	-	H4 E5
8 8	В	I/O	-	E5 K4
<u>o</u> 8	В	I/O	-	G11
<u>8</u>	В	I/O		H3
8	В	I/O	-	J5
<u>8</u>	В	I/O	-	J3
<u>8</u>	В	I/O	-	L5
8	В	I/O	_	L4
8	В	I/O	_	J4
8	В	I/O	-	K5
8	C	I/O	-	E9
8	C	I/O	LOCK1 (9)	F3
8	С	I/O	-	J8
8	С	I/O	-	F9
8	С	I/O	-	F5
8	С	I/O	-	H7
8	С	I/O	-	J6
8	С	I/O	-	J10
8	С	I/O	-	K8
8	С	I/O	-	H5
8	C	I/O	-	H6
8	C	1/0	VREF8 (3)	L1
9	A	1/0	-	N22
9	A	I/O	-	N20
9	A	I/O	-	R20
9	A	1/0	-	N18
9	A	I/O I/O	-	N21 N19
9 9	A A	I/O	-	M22
<u>9</u> 9	A	I/O	-	R21
9 9	A	I/O	- -	P19
9 9	A	I/O	- -	U22
9	A	I/O		P20
9	A	I/O	VREF9 (3)	P21
9	A	I/O	-	T22
9	A	I/O	-	T21
9	A	I/O	-	T20
9	В	I/O	-	N17
9	В	I/O	-	M16
9	В	I/O	-	T12

I/O and VREF	Maximum GTL+		Dual Purpose Function	484-Pin
	Current	Pin Name/Function	=	
Bank	Subgroup (1)		(2)	FineLine BGA
9	В	I/O	-	P17
9	В	I/O	-	M15
9	В	I/O	-	P18
9	В	I/O	-	N15
9	В	I/O	-	R19
9	В	I/O	-	N16
9	В	I/O	-	T19
9	В	I/O	-	R14
9	В	I/O	-	R15
9	С	I/O	-	R12
9	С	I/O	-	P12
9	С	I/O	-	N13
9	С	I/O	-	T13
9	С	I/O		M14
9	С	I/O		R13
9	С	I/O	FAST ROW6 (5)	N12
9	С	I/O	-	N14
9	С	I/O	-	P13
10	A	I/O	-	U1
10	A	I/O	-	M1
10	Α	I/O	-	N2
10	Α	I/O	-	U2
10	Α	I/O	-	T1
10	Α	I/O	-	M2
10	Α	I/O	-	N1
10	Α	I/O	-	R2
10	Α	I/O	FAST ROW5 (5)	N11
10	Α	I/O	-	T2
10	Α	I/O	-	T3
10	В	I/O	-	P3
10	В	I/O	-	R4
10	В	I/O	-	M4
10	В	I/O	-	M3
10	В	I/O	-	N4
10	В	1/0	-	N3
10	В	I/O	-	P5
10	В	I/O	-	R3
10	В	I/O	-	R5
10	В	I/O	-	T4
10	В	I/O	-	P4
10	В	1/0	-	N9
10	С	I/O	-	L6
10	С	I/O	-	L7
10	С	I/O	-	L8
10	С	1/0	-	M5
10	С	1/0	-	M8
10	С	1/0	-	P6
10	С	1/0	- -	M9
10	С	1/0	LOCK2 (9)	U3
10	С	I/O	-	P10
10	C	I/O	-	P11
10	С	1/0	-	N8
10	С	I/O	- - -	N10
10	C	1/0	VREF10 (3)	P2
11	A	1/0	VREF11 (3)	U20
11	A	1/0	-	AA20
11	A	I/O	-	U14
11	A	I/O	-	Y18
11	Α	I/O	-	Y20

Table 1. EP1M120 Device Pin-Outs			
. Dual Pur	pose Function	484-Pin	
ion (2)		FineLine BGA	
(-/			
<u> </u>		AB19	
-		V21	
-		W20 AA19	
- -		V20	
<u> </u>		U19	
		Y19	
_		U21	
-		W21	
-		Y21	
-		U15	
-		W16	
-		AA11	
-		AB18	
		T15	
-		W18	
-		AA17	
<u> </u>		Y17	
<u> </u>		V19 W19	
- -		AA18	
- -		W17	
<u> </u>		Y11	
<u> </u>		W11	
		Y12	
_		Y14	
-		W12	
_		W14	
-		V12	
-		Y15	
-		Y13	
FAST RO	DW8 (5)	U12	
-		Y16	
		W15	
		W13	
-		AB3	
-		Y3	
		Y4	
-		AA5	
 -		AA3 Y5	
- FAST RO)M7 (5)	V5 U11	
	JVV1 (3)	AA4	
<u> </u>		W5	
- -		W4	
		AB6	
1-		AB4	
 -		AB5	
-		AA6	
<u> </u> -		Y7	
		V5	
-		R6	
-		R7	
-		U8	
-		Y8	
-		Y6	
		V8	
-		W6 Y9	
	-	-	

Table I. EP III	1120 Device Pin-			T
I/O and VREF	Maximum GTL+		Dual Purpose Function	484-Pin
Bank	Current	Pin Name/Function	(2)	FineLine BGA
	Subgroup (1)		(2)	
12	В	I/O	-	W7
12	В	I/O	-	W9
12	В	I/O	-	V9
12	С	1/0	-	R8
12	С	1/0	VREF12 (3)	U9
12	C C	1/0	-	W8
12	C	1/0	-	R9
12	C	I/O I/O	-	Y10 U10
<u>12</u> 12	C	I/O	-	W10
12	C	I/O	_	R10
12	C	I/O	- _	R11
13	C	DATA0 (10), (11)	- _	D20
13		DCLK (10)	- -	E21
13		CONF DONE (10)	-	A22
13		nSTATUS (10)	-	A21
13		MSEL0 (10)	-	C21
13		MSEL1 (10)	-	E22
13		PLLRDY (10), (12)	-	E20
13		nCONFIG (10)	-	C20
13		nCE (10)	-	B21
13		VCCSEL (10), (13)	-	C22
13		nIO_PULLUP (10), (14)	-	D21
13		nCEO (10)	-	D22
13		CLKLK ENA (10), (15)	-	B20
14		TDO (10)	-	Y22
14		TDI (10)	-	AA22
14		TMS (10)	-	AB22
14		TCK (10)	-	AB21
14		TRST (10)	-	AB20
15		CLKLK_OUT1p (10),	-	B1
15		CLKLK OUT1n	-	C1
16		CLKLK OUT2n	-	Y1
16		CLKLK OUT2p (10),	- OLIGIE EDAVIDEE	AA1
10		CLKLK FB1n	CLKLK FB1VREF	E1 D1
10		CLKLK FB1p (10), (17) CLK1p	-	
10 10		CLK1p CLK2p	-	L10 L11
10		CLK2p CLK1n	CLK1VREF	M10
10		CLK2n	CLK2VREF	M11
10		CLKLK FB2n	CLKLK FB2VREF	V1
10		CLKLK FB2p (17)	-	W1
9		CLK3p	-	L12
9		CLK4p	-	L13
9		CLK3n	CLK3VREF	M12
9		CLK4n	CLK4VREF	M13
-		RES0 (18)	-	D11
_		VCCINT	-	G19
_		VCCINT	-	M18
-		VCCINT	-	T18
-		VCCINT	-	V18
-		VCCINT	-	G17
		VCCINT	-	K17
-		VCCINT	-	G16
-		VCCINT	-	T16
-		VCCINT	-	V16
-		VCCINT	-	J16
-		VCCINT	-	T7
-		VCCINT	-	V6

Table 1. EP1M120 Device Pin-Outs Maximum GTL+				
I/O and VREF	Current	Pin Name/Function	Dual Purpose Function	484-Pin
Bank		Pin Name/Function	(2)	FineLine BGA
	Subgroup (1)	VCCINT	_	J7
-		VCCINT		K7
-		VCCINT		M7
		VCCINT	-	V7
		VCCINT	<u>-</u>	G9
		VCCINT	<u> </u>	T6
_		VCCINT	-	F11
-		VCCIO1		F16
_		VCCIO3	_	F7
-		VCCIO4	_	G7
_		VCCIO4	_	D12
-		VCCIO4	_	G18
-		VCCIO5	_	F17
-		VCCIO5	_	A19
_		VCCIO6	-	F6
-		VCCIO6	-	A2
-		VCCIO7	-	G22
-		VCCIO7	-	H16
-		VCCIO7	-	H20
-		VCCIO7	-	H22
-		VCCIO8	-	G6
-		VCCIO8	-	G5
-		VCCIO8	-	G4
-		VCCIO8	-	F1
-		VCCIO9	-	P22
-		VCCIO9	-	R16
-		VCCIO9	-	R17
=		VCCIO9	-	R18
_		VCCIO10	-	N5
-		VCCIO10	-	N6
-		VCCIO10	-	N7
-		VCCIO10	-	P1
-		VCCIO11	-	V22
-		VCCIO11	-	U16
-		VCCIO11	-	U17
-		VCCIO11	-	U18
-		VCCIO12	-	U5
-		VCCIO12	-	U6
-		VCCIO12	-	U7
-		VCCIO12	-	AB1
-		VCCIO13	-	A20
-		VCCIO14	-	AA21
-		VCCD RX	-	E16
-		VCCD RX	-	E7
-		VCCD RX	-	G10
-		VCCD_RX	-	G13
-		VCCD_RX	-	J11
-		VCCD_TX	-	E17
-		VCCD TX	-	E6
-		VCCA HSDI1	-	F10
-		VCCD HSDI1	-	E11
·		VCCA HSDI2	-	E12
-		VCCD HSDI2	-	F12
-		VCCA CKLK1	-	B2
-		VCCA_CKLK1	-	D2
-		VCCD_CKLK1	-	E2
		VCCA CKLK2	-	AA2
-		VCCA CKLK2	-	W2
-		VCCD CKLK2	-	V2

NO and VREF Bank	Table 1. EP1N	1120 Device Pin-	Outs		
Bank	VO and VPEE	Maximum GTL+		Dual Burness Eunstion	494 Din
Suggroup (1)		Current	Pin Name/Function		
VCC CKOUT1 - C2	вапк	Subgroup (1)		(2)	FineLine BGA
VCC CKOUT2			VCC CKOUT1	-	C2
GND - R22 GND - W22 GND - W22 GND - G12 GND - G12 GND - G12 GND - G12 GND - G112 GND - G112 GND - G112 GND - G112 GND - G117 GND - T17 GND - T17 GND - G15 GND - G16 GND - G17 GND - G17 GND - G18 GND - G19 G			VCC CKOUT2	-	Y2
GND - M22 GND - A18 GND - A17 GND - A18 GND -	-		GND	-	
GND	-			-	
GND	-			-	
GND	-			-	
GND	-			-	
GND	-			-	
GND	-			-	
GND	-			-	
GND	-			-	
GND	-			-	
GND	-			-	
GND	-			 -	
GND	-			 -	
GND	_			 -	
GND	_			 -	
GND -	_			-	
GND	_			- -	
GND - G14 - GND - G14 - GND - J14 - GND - J14 - GND - J14 - GND - T14 - GND - C13 - GND - C13 - GND - C13 - GND - C12 - GND - T10 - GND - T11 - GND - GR	_			- -	
GND - G14 - GND - J14 - GND - P14 - GND - P14 - GND - T14 - GND - T14 - GND - U13 - GND - T10 - GND - T11 - GND - T11 - GND - T11 - GND - T11 - GND - G6 - GND - T11 - GND - G6 - GND - G6 - GND - T15 - GND - T10 - GND - T10 -	_			<u>-</u>	
GND - 914 - GND - 1714 - GND - 714 - GND - 713 - GND - 7110 - GND - 7110 - GND - 7110 - GND - 7110 - GND - 710 - GND - 711 - GND - 71 - GND - 711 - GN				 -	
- GND - P14 - GND - T14 - GND - V14 - GND - V14 - GND - C13 - GND - C13 - GND - U13 - GND - U13 - GND - C12 - GND - C12 - GND - J12 - GND - H10 - GND - T10 - GND - V10 - GND - V10 - GND - V10 - GND - T10 - GND - T11	-			_	
GND	_			-	
GND	_			-	
- GND - C13 - GND - U13 - GND - V13 - GND - V13 - GND - C12 - GND - J12 - GND - J12 - GND - T10 - GND - T10 - GND - C9 - GND - D9 - GND - D9 - GND - D9 - GND - T9 - GND - T8 - GND - T11 - GND - T6 - GND - T6 - GND - T11 - GND - T6 - GND - T6 - GND - T6 - GND - T11 - GND - T6 - T6 - GND - T6	-			-	
- GND - V13 - GND - V13 - GND - C12 - GND - C12 - GND - J12 - GND - J12 - GND - H10 - GND - T10 - GND - V10 - GND - V10 - GND - C9 - GND - D9 - GND - D9 - GND - J9 - GND - J9 - GND - J9 - GND - T9 - GND - T8 - GND - T11 - GND - T11 - GND - GR	-			-	
- GND - C12 - GND - C12 - GND - J12 - GND - H10 - GND - H10 - GND - T10 - GND - T10 - GND - C9 - GND - D9 - GND - D9 - GND - H9 - GND - H9 - GND - T9 - GND - T9 - GND - T9 - GND - T9 - GND - T8 - GND - T11 - GND - G6 - GND - G6 - GND - G6 - GND - T11 - GND - G6 - GND - G6 - GND - T15 - GND - T5 - GND -	=			-	
- GND - J12 - GND - H10 - GND - T10 - GND - T10 - GND - C9 - GND - C9 - GND - D9 - GND - H9 - GND - J9 - GND - T9 - GND - T9 - GND - T9 - GND - T9 - GND - T8 - GND - T11 - GND - T11 - GND - T11 - GND - C6 - GND - T5	-			-	V13
- GND - H10 - GND - T10 - GND - V10 - GND - C9 - GND - D9 - GND - H9 - GND - H9 - GND - J9 - GND - T9 - GND - T9 - GND - C8 - GND - T9 - GND - T8 - GND - F8 - GND - F8 - GND - F8 - GND - T11 - GND - T11 - GND - B6 - GND - T11 - GND - B6 - GND - GND - T11 - GND - GND - G6 - GND - GND - G7 - GND - GND - G7 - GND - GND - G7 - GND - GND - G6 - GND - GND - G8	-		GND	-	
- GND - T10 - GND - V10 - GND - C9 - GND - D9 - GND - H9 - GND - H9 - GND - J9 - GND - T9 - GND - T9 - GND - C8 - GND - C8 - GND - T9 - GND - T8 - GND - T11 - GND - G6 - GND - G8 - GND - G6 - GND - G6 - GND - G8	-			-	
- GND - C9 - GND - C9 - GND - D9 - GND - H9 - GND - J9 - GND - J9 - GND - P9 - GND - T9 - GND - T9 - GND - T9 - GND - T9 - GND - T8 - GND - C7 - GND - T11 - GND - C6 - GND - T11 - GND - T11 - GND - T11 - GND - GND - G6 - GND - GND - G6 - GND - GND - G6 - GND - GND - G8	-			-	
- GND - C9 - GND - D9 - GND - H9 - GND - J9 - GND - P9 - GND - P9 - GND - T9 - GND - C8 - GND - C8 - GND - C8 - GND - F8 - GND - T9 - GND - T8 - GND - C7 - GND - T11 - GND - T11 - GND - T11 - GND - GND - G6 - GND - GND - G6 - GND - GND - G6 - GND - M6 - GND - M6 - GND - GND - M6 - GND - G8	-			-	
- GND - D9 - GND - H9 - GND - J9 - GND - P9 - GND - P9 - GND - T9 - GND - C8 - GND - D8 - GND - D8 - GND - F8 - GND - T1 - GND - G6 - GND - G6 - GND - G8 - GND - G8 - GND - G8 - GND - T5 - GND - G8	-			-	
- GND - J9 - GND - J9 - GND - T9 - GND - T9 - GND - T9 - GND - C8 - GND - D8 - GND - F8 - GND - F8 - GND - T8 - GND - C7 - GND - C7 - GND - C6 - GND - T11 - GND - G6 - GND - G8 - GND - G6 - GND - G8 - GND - G8 - GND - G8 - GND - K6 - GND - G8 - GND - T5 - GND - G8 - GND - G8	-			-	
- GND - J9 - GND - P9 - GND - T9 - GND - T9 - GND - C8 - GND - D8 - GND - F8 - GND - H8 - GND - H8 - GND - F8 - GND - T1 - GND - T8 - GND - T8 - GND - T8 - GND - C7 - GND - T11 - GND - GND - T11 - GND - GND - G6 - GND - GND - G6 - GND - GND - M6 - GND - M6 - GND - GND - M6 - GND - GND - M6 - GND - GND - G8	-			-	
- GND - T9 - GND - T9 - GND - C8 - GND - D8 - GND - D8 - GND - F8 - GND - F8 - GND - F8 - GND - F8 - GND - T8 - GND - T8 - GND - T8 - GND - T7 - GND - T11 - GND - T11 - GND - C6 - GND - GND - C7 - GND - C6 - GND - C6 - GND - C6 - GND - C6 - GND - C7 - GND - C6 - GND - C6 - GND - C7 - GND - C6 - GND - C6 - GND - C7 - GND - C6 - GND - C7 - C6 - GND - C6 - GND - C7	-			-	
- GND - T9 - GND - C8 - GND - D8 - GND - D8 - GND - F8 - GND - F8 - GND - H8 - GND - P8 - GND - T8 - GND - T8 - GND - T7 - GND - T11 - GND - T11 - GND - GND - G6 - GND - GND - G6 - GND - GND - G6 - GND - GND - G8	-			-	
- GND - C8 - GND - D8 - GND - F8 - GND - F8 - GND - H8 - GND - P8 - GND - T8 - GND - T8 - GND - C7 - GND - C7 - GND - T11 - GND - GND - T11 - GND - GND - G6 - GND - GND - G6 - GND - GND - M6 - GND - GND - M6 - GND - GND - G8	-			<u> -</u>	
- GND - F8 - GND - H8 - GND - H8 - GND - P8 - GND - T8 - GND - T8 - GND - C7 - GND - T11 - GND - T11 - GND - GND - G6 - GND - GND - G6 - GND - GND - G8 - GND - AB2	-		GND	 -	
- GND - F8 - GND - H8 - GND - P8 - GND - T8 - GND - T8 - GND - C7 - GND - P7 - GND - T11 - GND - T11 - GND - GND - G6 - GND - GND - G6 - GND - GND - G6 - GND - GND - M6 - GND - GND - M6 - GND - GND - G8 - GND - G8 - GND - G8 - GND - G8	-			 -	∪ŏ Do
- GND - H8 - GND - P8 - GND - T8 - GND - C7 - GND - C7 - GND - T11 - GND - T11 - GND - GND - G6 - GND - GND - G6 - GND - GND - G6 - GND - GND - M6 - GND - GND - M6 - GND - GND - G8 - GND - G8 - GND - AB2	-			 -	
- GND - P8 - GND - T8 - GND - C7 - GND - P7 - GND - T111 - GND - B6 - GND - C6 - GND - M6 - GND - M6 - GND - M6 - GND - M6 - GND - AB2	-			 -	
- GND - T8 - GND - C7 - GND - P7 - GND - T111 - GND - B6 - GND - C6 - GND - K6 - GND - M6 - GND - M6 - GND - M6 - GND - M6 - GND - AB2	-			 -	
- GND - C7 - GND - P7 - GND - T11 - GND - B6 - GND - C6 - GND - K6 - GND - M6 - GND - M6 - GND - M6 - GND - T11 - GND - AB2	-			- -	
- GND - P7 - GND - T11 - GND - B6 - GND - C6 - GND - K6 - GND - M6 - GND - M6 - GND - M6 - GND - T11 - GND - AB2	_			 -	
- GND - T11 - GND - B6 - GND - C6 - GND - K6 - GND - M6 - GND - M6 - GND - M6 - GND - T11 - GND - AB2	<u>-</u>			- -	
- GND - B6 - GND - C6 - GND - K6 - GND - M6 - GND - V11 - GND - G8 - GND - T5 - GND - AB2	_			- -	
- GND - C6 - GND - K6 - GND - M6 - GND - V11 - GND - G8 - GND - T5 - GND - AB2	_			1-	
- GND - K6 - GND - M6 - GND - V11 - GND - G8 - GND - T5 - GND - AB2	_			1-	
- GND - M6 - GND - V11 - GND - G8 - GND - T5 - GND - AB2	_			<u> </u> -	
- GND - V11 - GND - G8 - GND - T5 - GND - AB2	_			<u> </u> -	
- GND - G8 - GND - T5 - GND - AB2	_			-	V11
- GND - T5 - GND - AB2	_			-	
- GND - AB2	_			-	T5
	_			-	
ו- ביי עווטו ו- IAT	_		GND	-	A1

Table 1. EP1N	Table 1. EP1M120 Device Pin-Outs				
I/O and VREF Bank	Maximum GTL+ Current Subgroup (1)	Pin Name/Function	Dual Purpose Function (2)	484-Pin FineLine BGA	
-		GND	-	G1	
-		GND	-	R1	
		GND		U4	
		GND		V4	
		GND		V3	
		GND		D3	
		GND		E4	
		GND		E3	
		GND		F4	
		GND		W3	
-		GND	-	D13	
-		GND	-	D10	
-		GND	-	C11	
-		GND	-	B22	
Total User I/O Pins (19)				303	

Notes:

- (1) For a given bank, there are I/O subgroups marked by letters A, B, C, or D. For example, in I/O Bank 11, there are 15 I/O pins in group A. For any power group A, B, C, or D, there is a maximum of 12 outputs that can use the GTL+ I/O standard when no other outputs reside in that
- (2) If HSDI circuitry is used (e.g., source synchronous or CDR), then all unused I/O pins in Banks 1,2, 3, and 4 cannot be used. The unused pins should be connected to GND on the board to help noise immunity.
- (3) If a bank is used for a voltage-referenced I/O standard, then this pin is the voltage-reference pin for the bank. If a voltage-referenced standard is not used, then this pin is a user I/O pin.
- (4) Banks 2 and 4 must have the same VCCIO level, but can have different VREF levels.
- (5) This pin is a dual-purpose pin used for driving the row global signals within an I/O bank's associated LAB row. If this pin is not used to drive global row signals, it can be used as a user I/O pin. Banks 2 and 4 share the same power supply; therefore, power pins for only bank 4 will
- (6) This pin can be used as a user I/O pin after configuration.
- (7) This pin can be used as a user I/O pin if it is not used for its device-wide or configuration
- (8) This pin is a dual-purpose pin used for driving the dedicated global fast lines within the entire device. If this pin is not used to drive global fast lines, it is a user I/O pin.
- (9) This pin shows the status of the general purpose PLL. When the general purpose PLL is locked to the incoming clock, LOCK drives high. LOCK remains high if a periodic clock remains clocking. If the LOCK function is not used, this pin is a user I/O pin.
- (10) This pin is a dedicated pin; it is not available as a user I/O pin.
- (11) This pin is tri-stated in user mode.
- (12) Dedicated output that shows the LOCK status of all PLLs. This signal is the AND gate of all PLL LOCK signals (for all enabled HSDI PLLs and GPLLs) and CONF_DONE. This pin should be unconnected if its function is not used.
- (13) This pin is a dedicated input that is used to choose whether programming input pins (dedicated configuration and JTAG pins) can accept 3.3 V/2.5 V or 1.8 V during configuration. A logic high sets 3.3 V/2.5 V, and a logic low sets 1.8 V. V_{IH} and VIL are determined by VCCIO13 voltage settings. This pin's input voltage is determined by VCCIO13. If VCCIO13 is 3.3 V, a logic high is determined by a 3.3-V LVTTL V_{IH} minimum. If VCCIO13 is 2.5 V, a logic high is determined by a 2.5-V LVTTL V_{IH} minimum. If VCCIO13 is 1.8 V, a logic high is determined by a 1.8-V LVTTL V_{IH}
- (14) This pin is a dedicated input that is used to control whether weak active pull-up resistors are on for all I/O pins during power-up and configuration. A logic low means that active pull-up resistors are enabled, and a logic high means that active pull-up resistors are disabled. VIH and VIL are determined by VCCIO13 voltage settings. This pin's input voltage is determined by VCCIO13. If VCCIO13 is 3.3 V, a logic high is determined by a 3.3-V LVTTL V_{IH} minimum. If VCCIO13 is 2.5 V, a logic high is determined by a 2.5-V LVTTL V_{IH} minimum. If VCCIO13 is 1.8 V, a logic high is determined by a 1.8-V LVTTL V_{IH} minimum.
- (15) This pin is a dedicated input that is the active high enable pin for all the general purpose PLL circuits in the device. When deasserted, all general purpose PLLs are reset to their default unlocked state and will stop clocking. Once reasserted, the PLLs will lock again and start clocking. This PLL enable control can be selected for each general purpose PLL. If this pin feature is not used, connect the pin to GND on the board, and the pin is a floating input.
- (16) This pin is a dedicated external clock output from a general purpose PLL. CLKLK_OUT1p is from general purpose PLL1, and CLKLK_OUT2p is from general purpose PLL2. Each dedicated clock output has its own VCCIO power for the output standard selection. If this pin feature is not used, it should be connected to GND on the board.
- (17) This pin is a dedicated external clock feedback for a general purpose PLL. CLKLK_FB1p feeds general purpose PLL1, and CLKLK_FB2p feeds general purpose PLL2. The external clock feedback must use the same I/O standard as the external clock output and the global clock input to the general purpose PLL. If this pin feature is not used, connect this pin to GND on the board.
- (18) This pin has no device function and can be connected straight to GND.
- (19) The user I/O pin count includes dedicated clock inputs and HSDI pins.

Table 2 shows the output pin placement guideline with respect to VREF pins. Output pins should be placed two balls away from a VREF pin that is used within a bank. Table 2 shows which pins cannot be used as outputs because they are neighbors to the specified VREF pin. These pins can still be used as inputs. If a VREF pin is being used as a regular I/O, this output pin placement guideline does not apply to that pin.

\/DEE = -:	ut Pin-to-VREF Pin Placement Guidelines
VREF Pin	Adjacent Pins That Cannot Be Outputs
/REF1	A16
	B16
/REF2	AB16
	AA16
/REF3	A10
/DEE4	B10
REF4	AB10
/DEE	AA10
REF5	B18
	E18
	B19
	D19
/DEE0	C18
REF6	D5
	E10
/DEE7	A6
REF7	K22
	L21
	J22
	K21
	K20
/REF8	J6
	K8
	H7
	J10
DEEO	J8
REF9	M22
	U22
	N22
	N21
REF10	R21
KEFIU	U3 P11
	M9
	P10 L8
REF11	
KEFII	Y20
	W20
	U21
	V21
/DEE40	V20
/REF12	R9
	R11
	W10
	Y10 R10
	K10


Table 3 provides descriptions for all power, HSDI, and general-purpose phase-locked loop (PLL) related pins.

Table 3. Power, HSDI	& General-Purpose PLL Pins
Pin Name	Pin Description
HSDI_CLK1p	Dedicated input pin that drives HSDI PLL1 for high speed differential interface.
HSDI_CLK1n	Dedicated negative terminal input for differential clock into HSDI PLL1.
HSDI_CLK2p	Dedicated input pin that drives HSDI PLL2 for high speed differential interface.
HSDI_CLK2n	Dedicated negative terminal input for differential clock into HSDI PLL2.
HSDI_TXCLKOUT1p	Dedicated output pin for source synchronous transmission from HSDI.
HSDI_TXCLKOUT1n	Dedicated negative terminal output for differential source synchronous clock from HSDI.
HSDI_RX[18]p/n	Dual-purpose pins for HSDI receiver channels 1 through 8; "p" is positive terminal, "n" is negative terminal. These pins can only be used as regular I/O pins if HSDI circuitry is not
HSDI_TX[18]p/n	Dual-purpose pins for HSDI transmitter channels 1 through 8; "p" is positive terminal, "n" is negative terminal. These pins can only be used as regular I/O pins if HSDI circuitry is not
VREF[112]	VREF pins for each I/O bank; VREF1 is the reference voltage pin for BANK1, VREF2 for BANK2, VREF3 for BANK3, etc. These pins are regular I/O pins if the I/O Bank is not using a VREF I/O standard.
FAST_ROW[18]	Dual-purpose pins for driving the row global signals within an I/O bank are associated with a LAB row. These pins are regular I/O pins if not used to drive row globals.
FAST[16]	Dual-purpose pins for driving the dedicated global fast lines within the entire device. These pins are regular I/O pins if not used to drive fast global signals.
CLK1p	Dedicated global clock input. Also, the clock input to general-purpose PLL 1.
CLK1n	Dedicated negative terminal input for differential global clock input. If the clock is a voltage referenced standard such as SSTL2, then this pin is the VREF input (CLK1VREF) for the CLK1p input.
CLK2p	Dedicated global clock input. Also, the clock input to general-purpose PLL 2.
CLK2n	Dedicated negative terminal input for differential global clock input. If the clock is a voltage referenced standard such as SSTL2, then this pin is the VREF input (CLK2VREF) for the CLK2p input.
CLK3p	Dedicated global clock input.
CLK3n	Dedicated negative terminal input for differential global clock input. If the clock is a voltage referenced standard such as SSTL2, then this pin is the VREF input (CLK3VREF) for the CLK3p input.
CLK4p	Dedicated global clock input.
CLK4n	Dedicated negative terminal input for differential global clock input. If the clock is a voltage referenced standard such as SSTL2, then this pin is the VREF input (CLK3VREF) for the CLK3p input.
CLKLK_OUT1p	Dedicated external output for general-purpose PLL 1.
CLKLK_OUT1n	Dedicated negative terminal output for differential output from general-purpose PLL 1.
CLKLK_OUT2p	Dedicated external output for general-purpose PLL 2.
CLKLK_OUT2n	Dedicated negative terminal output for differential output from general-purpose PLL 2.
CLKLK_FBIN1p	Dedicated clock input for the external feedback to general-purpose PLL 1.
CLKLK_FBIN1n	Dedicated negative terminal input for differential external feedback from general-purpose PLL 1. If the clock is a voltage referenced standard such as SSTL2, then this pin is the VREF input (CLKLK_FBIN1VREF) for the clock feedback input.
CLKLK_FBIN2p	Dedicated clock input for the external feedback to general-purpose PLL 2.
CLKLK_FBIN2n	Dedicated negative terminal input for differential external feedback from general-purpose PLL 2. If the clock is a voltage referenced standard such as SSTL2, then this pin is the VREF input (CLKLK_FBIN2VREF) for the clock feedback input.
PLLRDY	Dedicated output that shows the lock status of all PLLs. This signal is the AND gate of all PLL Lock signals (HSDI PLL and general-purpose PLL) and CONF_DONE. If used, this pin should be left unconnected.
VCCSEL	Dedicated input that is used to choose whether programming input pins (dedicated configuration and JTAG pins) can accept 3.3 V, 2.5 V, or 1.8 V during configuration. A "1" means 3.3 V or 2.5 V, and a "0" means 1.8 V.

Pin Name	Pin Description
nIO_PULLUP	Dedicated input that is used to control whether weak active pull-up resistors are on for all
	I/O pins during power-up and configuration. A "0" means active pull-up resistors are
	enabled; a "1" means that they are disabled.
RES0	This pin has no device function and can be connected straight to GND.
VCCINT	Internal core voltage. This must be 1.8 V.
VCCIO[114]	I/O and configuration pin voltage. For I/O banks these can be 3.3 V, 2.5 V, 1.8 V, or 1.5 V. For configuration and JTAG banks, these can be 3.3 V, 2.5 V, or 1.8 V.
VCCD_RX	Digital power for HSDI receivers. These must be connected to 1.8 V. These pins can be connected to the VCCINT plane on the board.
VCCD_TX	Digital power for HSDI transmitters. These must be connected to 1.8 V. These pins can be connected to the VCCINT plane on the board.
VCCA_HSDI1	Analog power for HSDI PLL 1. These must be connected to 1.8 V. HSDI 1 and 2 analog power should be isolated with its own partition in the VCCINT plane.
VCCD_HSDI1	Digital power for HSDI PLL 1. These must be connected to 1.8 V. These pins can be connected to the VCCINT plane on the board.
VCCA_HSDI2	Analog power for HSDI PLL 2. These must be connected to 1.8 V. HSDI 1 and 2 analog power should be isolated with its own partition in the VCCINT plane.
VCCD_HSDI2	Digital power for HSDI PLL 2. These must be connected to 1.8 V. These pins can be connected to the VCCINT plane on the board.
VCCA_CKLK1	Analog power for general-purpose PLL 1. These must be connected to 1.8 V. General-purpose PLL 1 and 2 analog power should be isolated with its own partition in the VCCINT
VCCD_CKLK1	Digital power for general-purpose PLL 1. These must be connected to 1.8 V. These pins can be connected to the VCCINT plane on the board.
VCCA_CKLK2	Analog power for general-purpose PLL 2. These must be connected to 1.8 V. General-purpose PLL 1 and 2 analog power should be isolated with its own partition in the VCCINT
VCCD_CKLK2	Digital power for general-purpose PLL 2. These must be connected to 1.8 V. These pins can be connected to the VCCINT plane on the board.
VCC_CKOUT1	External clock output buffer power for CLKLK_OUT1p/n of general-purpose PLL 1. This can be 3.3 V, 2.5 V, 1.8 V, or 1.5 V.
VCC_CKOUT2	External clock output buffer power for CLKLK_OUT2p/n of general-purpose PLL 2. This can be 3.3 V, 2.5 V, 1.8 V, or 1.5 V.

Figure 1 shows the I/O and HSDI bank block diagram for the EP1M120 device.

Figure 1. I/O & HSDI Banks Note (1)



Notes:

- (1) The following banks are not shown: Bank 13 (contains dedicated configuration and control pins), Bank 14 (contains dedicated JTAG pins: TCK, TDI, TDO, TMS, and TRST), Bank 15 (contains CLKLK_OUT1p/n and its output power), Bank 16 (contains CLKLK_OUT2p/n and its output power).
- (2) The top I/O banks 1, 2, 3, and 4 only support non-HSDI I/O pins when the HSDI circuitry is unused. If any HSDI channel is used, banks 1, 2, 3, and 4 do not support regular I/O pins.
- (3) fast_row pins feed the row global signals in the LAB row associated with the I/O bank. For I/O banks 1 through 10, these banks are associated with the LAB row directly below them. Banks 11 and 12 are associated with the LAB row directly above them. I/O banks 1 through 4 do not have fast_row pins.